This paper describes a 3.5-GHz up-conversion mixer core utilized in a two-step transmitter architecture in compliance with IEEE 802.11a WLAN application. The architecture is based on current-draining folded architecture and is implemented in 0.18-µm CMOS technology, which alleviates the need of bulky resonator integration. The main advantages of the introduced mixer topology are high linearity and high isolation. The low-voltage architecture consumes 5.17 mA of current from 1.8-V supply and shows -2.09-dBm IIP 3 and -9.82-dBm IP 1dB . The proposed architecture observes an output power of -43.69 dBm at the up-converted 3.7 GHz sideband, with -30 dBm and -10 dBm of input baseband and local oscillator power, respectively.
INTRODUCTION
Increasing demand for higher capacity in the growing WLAN market has led to the introduction of a new generation of WLAN standards using more spectrally efficient modulation techniques. The 802.11a standards are based on orthogonal frequency division multiplexing modulation, where 52 uniformly spaced carriers are independently modulated with Phase-shift keying (PSK) or Quadrature amplitude modulation (QAM); thus it requires circuit architecture with low amplitude-phase mismatch and high linearity output, thus resulting in an improved error vector magnitude performance. The standard supports data rates from 6 to 54 Mbps in the 5 GHz unlicensed national information infrastructure band (5.15-5.35 GHz) [1] .
Conventional, single-balanced mixer faces difficult tradeoffs in choosing the proper biasing current. The switching quad exhibits an increase in switching efficiency if the current is reduced, while the transconductor stage requires a high biasing current to achieve a decent conversion gain and good linearity [2] . Often, bulky on-chip decoupling methods are utilized to meet this requirement, which nulls down the idea in implementing the conventional Gilbert cell multiplier. The conventional method of operating the switching quad transistors in saturation requires significant amount of voltage headroom, reducing the headroom available for the load. Transformer coupling to transfer the transconductor current to the switches can save voltage headroom [3] , however at the cost of large chip area. The up-conversion mixer is normally operated with a large input signal, thus a large conversion gain is not required and noise figure is not a key parameter of measurement. Instead, the input linearity and port-to-port isolation should be large. To suppress the common mode local oscillator (LO) feedthrough at the output, a fully differential architecture is essential [4] .
Mixer isolation is defined as the ratio in dB of the signal power available at one port of the mixer to the power level of that incoming signal at one of the other mixer port in a 50 Ω system. Most mixer designs result in maximum isolation from the LO to the BB ports and the BB to RF isolation being the poorest [5] . The non-idealities resulting in LO feedthrough to the BB input observes a dc component at the output, resulting in a static dc voltage [6] . In a direct conversion system, the RF and LO signal share the same band, the leakage results in severe blockage to the subsequent circuit block.
In the transmitter, the power amplifier (PA) output contains large spectral components in the vicinity of f LO , leaking through the package and the substrate to the voltage-controlled oscillator (VCO) and causing pulling. This effect is known as injection pulling [6] . To alleviate this effect, proper frequency planning is utilized in the two-step up conversion mixing action of the RF transmitter [7] , and hence addresses the need of two-step mixing adaptation.
The scaling of the CMOS technologies, fulfilling the prophecy of Moore's law has a great impact on analog design. The most severe consequence is a reduction of the voltage supply. CMOS physical dimension scaling by maintaining the same electric field and profile inside the transistor proves to be beneficial for digital circuits but in contrary, it is not the case for RF analog circuits [8] . Insufficient supply voltage headroom in deep submicron CMOS technology had nurtured much study in low-voltage circuit design technique [9] . Techniques such as exclusive switching to the supply voltage are exploited in the implementation of low-voltage mixer architecture [10] .
In this work, a fully differential CMOS mixer is proposed which decreases the tendency of silicon substrate coupling, paving path to full scale integration [11] . This paper utilizes a folded differential switched mixer topology, aiming for low-voltage and high-isolation operation. In this work, a flipped architecture of a Gilbert cell mixer is proposed with an integrated current-draining transconductor to optimize the linearity-switching efficiency performance.
This paper is organized as follows. Section 2 describes the frequency planning scheme for IEEE 802.11a application as well as the architecture of the proposed current-draining mixer utilized in low-voltage, switched transconductor topology. The simulation results on a 1.8 V current-draining mixer realized in 0.18 µm CMOS technology are reported in Section 3, while the conclusion is presented in Section 4. Figure 1 shows an LO generation scheme utilized in realizing two-step, up-conversion transmitter in compliance with IEEE 802.11a application. The VCO operates at two-thirds of the LO frequency and divide by two circuit produces quadrature outputs at one-third of the LO frequency. As the VCO operates at two-thirds of the LO frequency, this scheme effectively suppresses the injection pulling effect and reduces the LO-RF interaction by subsequent stage of PA [6] .
ARCHITECTURE

Frequency Planning
The generated LO signal has a cleaner frequency content at the LO frequency, minimizing the adverse effect of the unwanted sideband [2] . In this case, the intended VCO resonating frequency is 3.5 GHz. A pMOS-based quadrature voltage controlled oscillator (QVCO) architecture with an adapted source injection parallel coupled technique had been utilized in generating a low phase and amplitude error at the QVCO output [12] .
Circuit Implementation
Active mixer with current-draining folded topology had been proposed with pMOS-based switches following an inverter-based transconductance buffer, as illustrated in Figure 2a .
The circuit can be regarded as a modification of Gilbert cell mixer which can allow a low-voltage, low-nonlinearity, and high-frequency operation. The transconductance stage is composed of inverting buffer M Ii(i=1-4) , the current commutating switching quad is composed of transistor M Si(i=1-4) . Usually, the switching quads are sized so that they operate close to their peak ƒ T at the bias current, reducing the n tub to P substrate capacitance and increase the LO-driving capability from a 50 Ω source [13] . The outputs are sensed differentially alleviating common mode setbacks, through resistors R L1 and R L2 . As pMOS transistors observes low value of flicker noise, due to the channel distance which is farther away from the Si-SiO 2 interface [14] , the switching quad is implemented utilizing pMOS transistors enabling direct ac coupling of the LO input signal and relaxed flicker noise integration. Source degeneration linearization and input matching is achieved utilizing off-chip inductor, L Gi (i=1,2) and L Si (i=1,2) , assuring high Q L integration. It helps the increase of the linearity [15] .
Since the major part of the biasing current in the mixer flows through the transconductor and only small amount of the current flows through the switching transistors, it is possible to use large load resistors to obtain a high-voltage gain due to low-voltage drop across the load resistors. Common mode dc voltage is sensed through R BL1 and R BL2 , fed into transistor M C2 of the common mode feedback circuit (CMFB), which in turn compensates any variation of the common mode dc offset [16] by controlling the current drawn by transistor M C1 . Capacitor C P1 and C P2 are the ac grounds. If the LO waveform has a 50% duty cycle, then I o1 and I o2 is equal to the product of I d (t) and a square wave toggling between -1 to +1, yielding:
where, R L is the load resistance and v BB (t) is the input baseband signal into the transconductor. A difficult tradeoff persists in choosing the proper biasing current in a conventional, single-balanced mixer [2] . In order to achieve good linearity performance, the transconductance stages, g m1 and g m2 , should flow increased amount of bias current. The switching quad driven by LO and LO exhibits an increase in the switching efficiency with a decrease in switching noise with substantially small amount of bias current [2, 16] . The current-draining circuit partially compensates to nonlinear third-order intermodulation component of the output signal current I oi (i=1,2) , through the negative feedback operation [16] . The current-draining feature is an enhanced adaptation in contrary of the conventional dc decoupling method which introduces bulky passive components, increasing the active chip area, and introduces additional substrate noise [2] . Wide band linearization with resistive degeneration requires a substantial amount of voltage headroom [17] . To reduce nonlinearity degradation due to the nonlinearity of the drain-source conductance, a drain source voltage well above the saturation voltage is required [18] .
From Figure 2b , assigning I T < |I P | with the respective current expression I T = I B + I S and I n = I S +|I P |, results in I B < I n . The effective overdrive voltages of the transconductors g m1 and g m2 are given by:
The minimum supply voltage is defined as
resulting in:
since the typical range of the threshold voltage in 0.18 µm standard CMOS technology is depicted V tn ≈ |V tp | ≈ 0.45 V, the minimum supply voltage, V dd, min must be 0.9 Volt.
SIMULATION AND EXPERIMENTAL RESULTS
The proposed up-conversion circuits were realized utilizing 0.18 µm standard one-poly-six-metal (1P6M), CMOS process on a 10 − ⋅ Ω cm substrate. The RC-extracted simulation results utilizing the proposed architecture described in Figure 2a were collected utilizing Cadence-Spectre RF simulator. All performance measurement had been carried out with -30 dBm of minimum input power and -10 dBm to 0 dBm of LO power. The LO and input frequency are set to be 3.5 GHz and 10-500 MHz, respectively. The up-conversion mixer was measured evaluating its port-to-port isolation on a PCB (Duroid 4003C) platform. Realizing the test circuit mounted and wire bonded on PCB as described in Figure 3 , the output frequency translated spurious were measured utilizing a power spectrum analyzer. At 1.8 V of supply voltage, the up-conversion mixer dissipates 9.3 mW of power. The simulated input 1-dB compression point of the up-converter is described in Figure 4 .
From Figure 4 , the dynamic range of the input extends better than -9 dBm, in which the output power of the fundamental crosses the line that represents the output power extrapolated from small signal condition minus 1 dB and beyond which the output saturates for the given input. The conversion gain and noise figure were the noted tradeoff parameters, distinguishing the optimization of the design. Two-tone simulations were performed with one input signal at 200 MHz and another one equal in amplitude at 201 MHz. In Figure 5 , the USB signal P1 at 3.701 GHz, and the neighboring sidebands are plotted against input power with LO power of -10 dBm. The notch in P2, P3, P4, and P6 is due to a cancellation of second, third, fourth, and sixth order components which are opposite sign. at 3.5 GHz into the LO port and a sinusoidal test signal of -30 dBm, at 200 MHz into the BB port, respectively. Given a temperature (-40ºC, 0ºC, and 80ºC), the output plots a constant dc operating point with a constant envelope variation, owing to the compensated architecture with the integration of common mode feedback network consisting transistors M C1 and M C2 , as described in Figure 2a . Figure 6b illustrates the simulated frequency spectrum response of the mixer, with -10 dBm of LO power and -30 dBm of input BB power. Since a multiplier is a reasonable model of a mixer [19] , the output spectrum contains both the LSB and USB component. The LSB spectrum is orientated at a frequency of f c -f m , whereas the USB component is at f c + f m in which the input carrier, f c , is at 3.5 GHz and the input baseband, f m , is at 200 MHz. The accompanying spurious signals are also illustrated in Figure 6b . The output power at the desired USB component is indicated to be -43.7 dBm. Table 1 lists the summary of the simulated and measured performance parameter of the designed up-converter core. The isolation is measured to the extreme of on-board verification. Table 2 compares the IP1dB and linearity performance of this current-draining folded up-conversion mixer to the performance of other published mixers topology. The architecture report in [10, 16, 22] observes an enhancement in the linearity performance from the operating frequency of 2.0 GHz to 2.4 GHz as this work addresses the design of up-conversion mixer two-step, up-conversion transmitter, and hence it is verified at 3.5 GHz of operating frequency. Evidently, a tradeoff is in place between the linearity, dynamic range, and operating frequency as described in [21] .
CONCLUSION
An integrated 1.8-V, up-conversion mixer for 3.5 GHz in a CMOS technology had been presented. The circuit is well suited in a two-step transmitter for IEEE 802.11a WLAN application. A double-balanced architecture is proposed. The differential architecture relaxes the even order spurs and common mode noise. The mixer observes high switching efficiency at the cross quad input, due to the input capacitance, C GS relaxation. Simulation results confirm that the proposed architecture has good linearity performance, well suited for the described application. 
